SLAS234F - JULY 1999 - REVISED JULY 2002

#### features


- **Dual 10-Bit Voltage Output DAC**
- **Programmable Settling Time** 
  - 3 μs in Fast Mode
  - 10 μs in Slow Mode
- Compatible With TMS320 and SPI™ Serial
- **Differential Nonlinearity < 0.1 LSB Typ**
- **Monotonic Over Temperature**
- **Direct Replacement for TLC5617A**

#### description

The TLV5617A is a dual 10-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface is compatible with TMS320, SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control bits and 10 data bits.

#### applications

- **Digital Servo Control Loops**
- **Digital Offset and Gain Adjustment**
- **Industrial Process Control**
- **Machine and Motion Control Devices**
- **Mass Storage Devices**



The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class-AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation.

Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package in standard commercial and industrial temperature ranges.

#### **AVAILABLE OPTIONS**

|                | PACKAGE     |
|----------------|-------------|
| T <sub>A</sub> | SOIC<br>(D) |
| 0°C to 70°C    | TLV5617ACD  |
| -40°C to 85°C  | TLV5617AID  |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation.



# functional block diagram



#### **Terminal Functions**

| TERMI    | TERMINAL |       | DESCRIPTION   |  |  |  |  |  |  |  |  |
|----------|----------|-------|---|--|--|--|--|--|--|--|--|
| NAME     | NO.      | I/O/P | DESCRIPTION   |  |  |  |  |  |  |  |  |
| AGND     | 5        | Р     | Ground  |  |  |  |  |  |  |  |  |
| CS       | 3        | ı     | Chip select. Digital input active low, used to enable/disable inputs. |  |  |  |  |  |  |  |  |
| DIN      | 1        | ı     | Digital serial data input   |  |  |  |  |  |  |  |  |
| OUTA     | 4        | 0     | DAC A analog voltage output   |  |  |  |  |  |  |  |  |
| OUTB     | 7        | 0     | DAC B analog voltage output   |  |  |  |  |  |  |  |  |
| REF      | 6        | ı     | Analog reference voltage input  |  |  |  |  |  |  |  |  |
| SCLK     | 2        | Ī     | Digital serial clock input  |  |  |  |  |  |  |  |  |
| $V_{DD}$ | 8        | Р     | Positive power supply   |  |  |  |  |  |  |  |  |



SLAS234F - JULY 1999 - REVISED JULY 2002

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage (V <sub>DD</sub> to AGND)                         |  |
|--|--|
| Reference input voltage range                                    |  |
| Digital input voltage range                                      | $-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$ |
| Operating free-air temperature range, T <sub>A</sub> : TLV5617AC | 0°C to 70°C                                |
| TLV5617AI  | –40°C to 85°C                              |
| Storage temperature range, T <sub>stq</sub>                      | –65°C to 150°C                             |
| Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds     |  |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

|  |                                    | MIN  | NOM   | MAX                  | UNIT |  |
|--|------------------------------------|------|-------|----------------------|------|--|
| 0 1 1: 1/  | V <sub>DD</sub> = 5 V              | 4.5  | 5     | 5.5                  | .,   |  |
| Supply voltage, V <sub>DD</sub>  | V <sub>DD</sub> = 3 V              | 2.7  | 3     | 3.3                  | V    |  |
| Power on reset, POR  |                                    | 0.55 |       | 2                    | V    |  |
|  | V <sub>DD</sub> = 2.7 V            | 2    |       |                      |      |  |
| ower on reset, POR  igh-level digital input voltage, V <sub>IH</sub> ow-level digital input voltage, V <sub>IL</sub> eference voltage, V <sub>ref</sub> to REF terminal oad resistance, R <sub>L</sub> oad capacitance, C <sub>L</sub> lock frequency, f <sub>CLK</sub>  | V <sub>DD</sub> = 5.5 V            | 2.4  |       |                      | V    |  |
| igh-level digital input voltage, V <sub>IH</sub> ow-level digital input voltage, V <sub>IL</sub> eference voltage, V <sub>ref</sub> to REF terminal oad resistance, R <sub>L</sub> oad capacitance, C <sub>L</sub>   | V <sub>DD</sub> = 2.7 V            |      |       | 0.6                  | .,   |  |
|  | V <sub>DD</sub> = 5.5 V            |      |       | 1                    | V    |  |
| B ( ) ( ) ( ) ( ) ( )  | V <sub>DD</sub> = 5 V (see Note 1) | AGND | 2.048 | V <sub>DD</sub> -1.5 | .,   |  |
| Reference voltage, V <sub>ref</sub> to REF terminal  | V <sub>DD</sub> = 3 V (see Note 1) | AGND | 1.024 | V <sub>DD</sub> −1.5 | V    |  |
| Load resistance, R <sub>L</sub>  | _                                  | 2    |       |                      | kΩ   |  |
| Load capacitance, CL   |                                    |      |       | 100                  | pF   |  |
| Clock frequency, fCLK  |                                    |      |       | 20                   | MHz  |  |
| Occupation for a sinterconnection. T   | TLV5617AC                          | 0    |       | 70                   | 00   |  |
| ower on reset, POR  igh-level digital input voltage, V <sub>IH</sub> ow-level digital input voltage, V <sub>IL</sub> eference voltage, V <sub>ref</sub> to REF terminal opad resistance, R <sub>L</sub> oad capacitance, C <sub>L</sub> lock frequency, f <sub>CLK</sub> | TLV5617AI                          | -40  |       | 85                   | • °C |  |

NOTE 1: Due to the x2 output buffer, a reference input voltage  $\geq$  (V<sub>DD</sub>-0.4 V)/2 causes clipping of the transfer function.



SLAS234F - JULY 1999 - REVISED JULY 2002

## electrical characteristics over recommended operating conditions (unless otherwise noted)

#### power supply

|      | PARAMETER                                 | TEST CONDITIONS                                 | MIN  | TYP | MAX | UNIT |     |
|------|---|---|------|-----|-----|------|-----|
|      | Dower cumply current                      | No load, All inputs = AGND or V <sub>DD</sub> , | Fast |     | 1.6 | 2.5  | A   |
| IDD  | Power supply current                      | DAC latch = 0x800                               | Slow |     | 0.6 | 1    | mA  |
|      | Power down supply current                 |   |      |     | 1   |      | μΑ  |
| PSRR | Decree as a second control of the control | Zero scale, See Note 2                          |      |     | -65 |      | -ID |
|      | Power supply rejection ratio              | Full scale, See Note 3                          |      | -65 |     | dB   |     |

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying  $V_{\mbox{DD}}$  and is given by:

 $PSRR = 20 log [(E_{ZS}(V_{DD}max) - E_{ZS}(V_{DD}min)/V_{DD}max]]$ 

3. Power supply rejection ratio at full scale is measured by varying VDD and is given by:  $PSRR = 20 log [(E_G(V_{DD}max) - E_G(V_{DD}min)/V_{DD}max]]$ 

#### static DAC specifications

|                               | PARAMETER                                     | TEST       | CONDITIONS                                 | MIN | TYP  | MAX   | UNIT    |
|-------------------------------|---|------------|--|-----|------|-------|---------|
|                               | Resolution                                    |            | 10   |     |      | bits  |         |
| INL                           | Integral nonlinearity                         | See Note 4 |  |     | ±0.7 | ±1    | LSB     |
| DNL                           | Differential nonlinearity                     | See Note 5 |  |     | ±0.1 | ±0.5  | LSB     |
| EZS                           | Zero-scale error (offset error at zero scale) | See Note 6 |  |     | ±12  | mV    |         |
| E <sub>ZS</sub> TC            | Zero-scale-error temperature coefficient      | See Note 7 |  |     | 3    |       | ppm/°C  |
| _                             | Onia anno                                     | One Nata O | $V_{DD} = 2.7 \text{ V to } 3.3 \text{ V}$ |     |      | ±0.6  | % full  |
| EG                            | Gain error                                    | See Note 8 | $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ |     |      | ±0.29 | scale V |
| E <sub>G</sub> T <sub>C</sub> | Gain-error temperature coefficient            | See Note 9 |  |     | 1    |       | ppm/°C  |

- NOTES: 4. The relative accuracy of integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale, excluding the effects of zero-code and full-scale errors.
  - 5. The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1-LSB amplitude change of any two adjacent codes.
  - 6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
  - Zero-scale-error temperature coefficient is given by: E<sub>ZS</sub> TC = [E<sub>ZS</sub> (T<sub>max</sub>) E<sub>ZS</sub> (T<sub>min</sub>)]/2V<sub>ref</sub> × 10<sup>6</sup>/(T<sub>max</sub> T<sub>min</sub>).
     Gain error is the deviation from the ideal output (2V<sub>ref</sub> 1 LSB) with an output load of 10 kΩ.
     Gain temperature coefficient is given by: E<sub>G</sub> T<sub>C</sub> = [E<sub>G</sub> (T<sub>max</sub>) E<sub>g</sub> (T<sub>min</sub>)]/2V<sub>ref</sub> × 10<sup>6</sup>/(T<sub>max</sub> T<sub>min</sub>).

#### output specifications

|    | PARAMETER                       | TEST CONDITIONS   | MIN | TYP  | MAX                  | UNIT |
|----|---------------------------------|---|-----|------|----------------------|------|
| ٧o | Output voltage range            | $R_L = 10 \text{ k}\Omega$  |     |      | V <sub>DD</sub> -0.4 | V    |
|    | Output load regulation accuracy | $V_{\Omega} = 4.096 \text{ V}, 2.048 \text{ V}, R_{I} = 2 \text{ k}\Omega \text{ to } 10 \text{ k}\Omega$ |     | ±0.1 |                      | % FS |

#### reference input

|    | PARAMETER                 | TEST CONDITIONS   |      | MIN | TYP | MAX                 | UNIT |
|----|---------------------------|---|------|-----|-----|---------------------|------|
| ٧ı | Input voltage range       |   |      | 0   |     | V <sub>DD-1.5</sub> | V    |
| RI | Input resistance          |   |      |     | 10  |                     | ΜΩ   |
| Cl | Input capacitance         |   |      |     | 5   |                     | pF   |
|    | Defenses input handwidth  | DEE 0.0 V . 4.004 V do                                  | Fast |     | 1.3 |                     | MHz  |
|    | Reference input bandwidth | REF = $0.2 \text{ V}_{pp} + 1.024 \text{ V dc}$         | Slow |     | 525 |                     | kHz  |
|    | Reference feedthrough     | REF = 1 V <sub>pp</sub> at 1 kHz + 1.024 V dc (see Note |      | -80 |     | dB                  |      |

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.



SLAS234F - JULY 1999 - REVISED JULY 2002

# electrical characteristics over recommended operating conditions (unless otherwise noted) (Continued)

## digital inputs

|     | PARAMETER                        | TEST CONDITIONS      | MIN | TYP | MAX | UNIT |
|-----|----------------------------------|----------------------|-----|-----|-----|------|
| lн  | High-level digital input current | $V_I = V_{DD}$       |     |     | 1   | μΑ   |
| IIL | Low-level digital input current  | V <sub>I</sub> = 0 V | -1  |     |     | μΑ   |
| Ci  | Input capacitance                |                      |     | 8   |     | pF   |

#### analog output dynamic performance

|        | PARAMETER                          |   | TEST CONDITIONS  |      | MIN | TYP | MAX | UNIT  |  |  |
|--------|------------------------------------|---|--|------|-----|-----|-----|-------|--|--|
|        | Output patting time full peak      | D. 401-0  | C: 400 nF Con Note 44                                    | Fast |     | 1   | 3   |       |  |  |
| ts(FS) | Output settling time, full scale   | $R_L = 10 \text{ k}\Omega$ ,  | C <sub>L</sub> = 100 pF, See Note 11                     | Slow |     | 3   | 10  | μs    |  |  |
|        | Output cottling time code to code  |   | Fast   |      | 1   |     | _   |       |  |  |
| ts(CC) | Output settling time, code to code | $R_L = 10 \text{ k}\Omega$  | C <sub>L</sub> = 100 pF, See Note 12                     | Slow |     | 2   |     | μs    |  |  |
| O.D.   | Olamania                           | D 4010  | O 400 = F O - Note 40                                    | Fast |     | 3   |     | \// - |  |  |
| SR     | Slew rate                          | $R_L = 10 \text{ k}\Omega$ ,  | C <sub>L</sub> = 100 pF, See Note 13                     | Slow |     | 0.5 |     | V/μs  |  |  |
|        | Glitch energy                      | DIN = 0 to 1,   | FCLK = 100 kHz, $\overline{\text{CS}}$ = V <sub>DD</sub> |      |     | 5   |     | nV-s  |  |  |
| SNR    | Signal-to-noise ratio              |   |  |      |     | 68  |     |       |  |  |
| SINAD  | Signal-to-noise + distortion       | $f_S = 102 \text{ kSPS},  f_{Out} = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega,$ |  |      |     | 65  |     | .ID   |  |  |
| THD    | Total harmonic distortion          | C <sub>L</sub> = 100 pF   | $C_L = 100 \text{ pF}$                                   |      |     | -62 |     | dB    |  |  |
| SFDR   | Spurious free dynamic range        |   |  |      |     |     |     | ı     |  |  |

NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDC and 0xFDC to 0x020 respectively. Not tested, assured by design.



<sup>12.</sup> Settling time is the time for the output signal to remain within  $\pm$  0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.

<sup>13.</sup> Slew rate determines the time it takes for a change of the DAC output from 10% to 90% of full-scale voltage.

# digital input timing requirements

|                        |  |  | MIN | NOM | MAX | UNIT |
|------------------------|--|--|-----|-----|-----|------|
|                        | Octor for Other transfer of the control of the Other transfer          | $V_{DD} = 2.7 \text{ V to } 3.3 \text{ V}$ | 10  |     |     |      |
| t <sub>su(CS-CK)</sub> | Setup time, $\overline{\text{CS}}$ low before first negative SCLK edge | $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ | 5   |     | ns  |      |
| tsu(C16-CS)            | Setup time, 16 <sup>th</sup> negative SCLK edge before CS rising edge  | ge   | 10  |     |     | ns   |
| t <sub>wH</sub>        | SCLK pulse width high  | 25   |     |     | ns  |      |
| t <sub>wL</sub>        | SCLK pulse width low   |  | 25  |     |     | ns   |
|                        | Octors for a data was the before OOLK fallings a day                   | $V_{DD} = 2.7 \text{ V to } 3.3 \text{ V}$ | 10  |     |     |      |
| <sup>t</sup> su(D)     | Setup time, data ready before SCLK falling edge                        | $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ | 5   |     | ns  |      |
| 4                      | Held time date held valid often CCI I/ felling adars                   | $V_{DD} = 2.7 \text{ V to } 3.3 \text{ V}$ | 10  |     |     |      |
| <sup>t</sup> h(D)      | Hold time, data held valid after SCLK falling edge                     | V <sub>DD</sub> = 4.5 V to 5.5 V           | 5   |     |     | ns   |

# timing requirements




Figure 1. Timing Diagram



#### TYPICAL CHARACTERISTICS





Figure 2



**OUTPUT VOLTAGE** vs **LOAD CURRENT** 4.105 V<sub>DD</sub>=5 V V<sub>REF</sub>=2 V 5-V Slow Mode, SOURCE 4.100 Full scale V<sub>O</sub>-Output Voltage - V 4.095 5-V Fast Mode, SOURCE 4.090 4.085 4.080 4.075 4.070 0 -0.02 -0.04 -0.1 -0.2 -0.4 -0.8 -1 -2 Load Current - mA

Figure 3







Figure 5

#### TYPICAL CHARACTERISTICS

#### **SUPPLY CURRENT** FREE-AIR TEMPERATURE 1.8 V<sub>DD</sub>=3 V V<sub>REF</sub>=1 V 1.6 Full scale **Fast Mode** 1.4 I DD - Supply Current - mA 1.2 1.0 8.0 Slow Mode 0.6 0.4 0.2 0.0 -40 -20 0 20 40 60 80 100 120 TA - Free-Air Temperature - C Figure 6







#### **TYPICAL CHARACTERISTICS**

#### INTEGRAL NONLINEARITY ERROR





Figure 10

#### **DIFFERENTIAL NONLINEARITY ERROR**



#### **APPLICATION INFORMATION**

#### general function

The TLV5617A is a dual 10-bit, single-supply DAC, based on a resistor-string architecture. It consists of a serial interface, speed and power-down control logic, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by the reference) is given by:

$$2 REF \frac{CODE}{2^n} [V]$$

Where REF is the reference voltage and CODE is the digital input value within the range of  $0_{10}$  to  $2^n$ –1, where n=10 (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data* format section. A power-on reset initially resets the internal latches to a defined state (all bits zero).

#### serial interface

A falling edge of  $\overline{CS}$  starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or  $\overline{CS}$  rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 12 shows examples of how to connect the TLV5617A to TMS320, SPI, and Microwire.




Figure 12. Three-Wire Interface

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to  $\overline{CS}$ . If the word width is 8 bits (SPI and Microwire) two write operations must be performed to program the TLV5617A. After the write operation(s), the holding registers or the control register of the DAC update automatically on the rising  $\overline{CS}$  edge, ending the write cycle to the DAC. Note: After transfer of the LSB during a data or control write cycle, one additional rising edge on SCLK is required to reset the internal state machine. This edge can occur when  $\overline{CS}$  is high or low, but must occur before the next falling  $\overline{CS}$  edge that begins the following write cycle. Refer to the timing diagram for more information.

#### serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16 (t_{whmin} + t_{wlmin})} = 1.25 \text{ MHz}$$

Note that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5617A should also be considered.



#### APPLICATION INFORMATION

#### data format

The 16-bit data word for the TLV5617A consists of two parts:

• Program bits (D15..D12)

New data (D11..D0)

| D15 | D14 | D13 | D12 | D11 | D10 | D9               | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|------------------|----|----|----|----|----|----|----|----|----|
| R1  | SPD | PWR | R0  | MSB |     | 10 Data bits LSB |    |    |    |    |    | 0  | 0  |    |    |

SPD: Speed control bit  $1 \rightarrow$  fast mode  $0 \rightarrow$  slow mode PWR: Power control bit  $1 \rightarrow$  power down  $0 \rightarrow$  normal operation On power up, SPD and PWD are reset to 0 (slow mode and normal operation)

The following table lists all possible combinations of register-select bits:

#### register-select bits

| R1 | R0 | REGISTER   |
|----|----|--|
| 0  | 0  | Write data to DAC B and BUFFER                           |
| 0  | 1  | Write data to BUFFER                                     |
| 1  | 0  | Write data to DAC A and update DAC B with BUFFER content |
| 1  | 1  | Reserved   |

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

#### examples of operation

Set DAC A output, select fast mode:

Write new DAC A value and update DAC A output:

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8  | D7      | D6        | D5   | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|-----|---------|-----------|------|----|----|----|----|----|
| 1   | 1   | 0   | 0   |     |     |    | Nev | v DAC A | output va | alue |    |    |    | 0  | 0  |

The DAC A output is updated on the rising clock edge after D0 is sampled.

Set DAC B output, select fast mode:

Write new DAC B value to BUFFER and update DAC B output:

| D15 | D14 | D13 | D12 | D11 | D10 | D9    | D8     | D7        | D6     | D5       | D4    | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|-------|--------|-----------|--------|----------|-------|----|----|----|----|
| 0   | 1   | 0   | 0   |     |     | New E | BUFFER | content a | nd DAC | B output | value |    |    | 0  | 0  |

The DAC A output is updated on the rising clock edge after D0 is sampled.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode:
  - 1. Write data for DAC B to BUFFER:

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7      | D6      | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|---------|---------|----|----|----|----|----|----|
| 0   | 0   | 0   | 1   |     |     |    |    | New DAC | B value |    |    |    |    | 0  | 0  |

2. Write new DAC A value and update DAC A and B simultaneously:

| [ | D15 | D14 | D13 | D12 | D11 | D10             | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|---|-----|-----|-----|-----|-----|-----------------|----|----|----|----|----|----|----|----|----|----|
|   | 1   | 0   | 0   | 0   |     | New DAC A value |    |    |    |    |    |    | 0  | 0  |    |    |



#### APPLICATION INFORMATION

#### examples of operation (continued)

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

#### Set powerdown mode:

| ĺ | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|---|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| ĺ | Χ   | Х   | 1   | Х   | Х   | Х   | Х  | Х  | Х  | Х  | Х  | Х  | Х  | Х  | Χ  | Х  |

X = Don't care

#### linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 13.




Figure 13. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.

#### definitions of specifications and terminology

#### integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

#### differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.



SLAS234F - JULY 1999 - REVISED JULY 2002

## definitions of specifications and terminology (continued)

#### zero-scale error (E<sub>ZS</sub>)

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

#### gain error (E<sub>G</sub>)

Gain error is the error in slope of the DAC transfer function.

# total harmonic distortion (THD)

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

#### signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

#### spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.







22-Jun-2013

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|-------------------------|---------|
| TLV5617ACD       | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | TV5617                  | Samples |
| TLV5617ACDG4     | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | TV5617                  | Samples |
| TLV5617ACDR      | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | TV5617                  | Samples |
| TLV5617ACDRG4    | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | TV5617                  | Samples |
| TLV5617AID       | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | TY5617                  | Samples |
| TLV5617AIDG4     | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | TY5617                  | Samples |
| TLV5617AIDR      | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | TY5617                  | Samples |
| TLV5617AIDRG4    | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | TY5617                  | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

22-Jun-2013

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

# TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device      | Package<br>Type | Package<br>Drawing |   |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV5617AIDR | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV5617AIDR | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |

# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>