

June 1996 Revised August 2004

# NC7S04

# TinyLogic® HS Inverter

### **General Description**

The NC7S04 is a single high performance CMOS Inverter. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation over a broad  $V_{CC}$  range. ESD protection diodes inherently guard both input and output with respect to the  $V_{CC}$  and GND rails. Three stages of gain between input and output assures high noise immunity and reduced sensitivity to input edge rate.


### **Features**

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- High Speed: t<sub>PD</sub> = 3 ns typ
- $\blacksquare$  Low Quiescent Power:  $I_{CC} < 1~\mu\text{A}$
- Balanced Output Drive: 2 mA I<sub>OL</sub>, -2 mA I<sub>OH</sub>
- Broad V<sub>CC</sub> Operating Range: 2V 6V
- Balanced Propagation Delays
- Specified for 3V operation

### **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As		
NC7S04M5X	MA05B	7S04	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel		
NC7S04P5X	MAA05A	S04	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel		
NC7S04L6X	MAC06A	AA	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel		

# **Logic Symbol**



### **Pin Descriptions**

Pin Names	Description
Α	Input
Y	Output
NC	No Connect

### **Function Table**

 Y = A

 Input
 Output

 A
 Y


 L
 H


 H
 L

L = LOW Logic Level


H = HIGH Logic Level

## **Connection Diagrams**





### Pad Assignments for MicroPak



(Top Thru View)

 $\label{eq:total_cond} \mbox{TinyLogic@ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\tiny TM} \mbox{ is a trademark of Fairchild Semiconductor Corporation.} \\$ 

### **Absolute Maximum Ratings**(Note 1)

# $\label{eq:supply Voltage VCC} \begin{array}{ll} \text{Supply Voltage (V_{CC})} & -0.5 \text{V to } +7.0 \text{V} \\ \\ \text{DC Input Diode Current (I_{IK})} \\ @V_{IN} \le -0.5 \text{V} & -20 \text{ mA} \\ @V_{IN} \ge V_{CC} + 0.5 \text{V} & +20 \text{ mA} \\ \end{array}$

DC Input Voltage ( $V_{IN}$ ) -0.5V to  $V_{CC}$  +0.5V

DC Output Diode Current (I<sub>OK</sub>)

DC Output Source or Sink

Current ( $I_{OUT}$ )  $\pm 12.5 \text{ mA}$ 

DC V<sub>CC</sub> or Ground Current per

Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm 25$  mA Storage Temperature ( $T_{STG}$ )  $-65^{\circ}$ C to  $+150^{\circ}$ C

Junction Temperature (T<sub>J</sub>)

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds)

Power Dissipation (P<sub>D</sub>) @  $+85^{\circ}$ C

SOT23-5 200 mW SC70-5 150 mW

# Recommended Operating Conditions (Note 2)

Input Rise and Fall Time  $(t_r, t_f)$ 

Thermal Resistance  $(\theta_{JA})$ 

SOT23-5 300°C/W SC70-5 425°C/W

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
_		(V)	Min	Тур	Max	Min	Max	Oilles	••••••
V <sub>IH</sub>	HIGH Level Input Voltage	2.0	1.50			1.50		V	
		3.0 - 6.0	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v	
V <sub>IL</sub>	LOW Level Input Voltage	2.0			0.50		0.50	V	
		3.0 - 6.0			$0.3 V_{\rm CC}$		$0.3\mathrm{V}_{\mathrm{CC}}$	•	
V <sub>OH</sub>	HIGH Level Output Voltage	2.0	1.90	2.0		1.90			
		3.0	2.90	3.0		2.90		V	$I_{OH} = -20 \mu A$
		4.5	4.40	4.5		4.40		•	$V_{IN} = V_{IL}$
		6.0	5.90	6.0		5.90			
									$V_{IN} = V_{IL}$
		3.0	2.68	2.85		2.63		V	$I_{OH} = -1.3 \text{ mA}$
		4.5	4.18	4.35		4.13		•	$I_{OH} = -2.0 \text{ mA}$
		6.0	5.68	5.85		5.63			$I_{OH} = -2.6 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	2.0		0.0	0.10		0.10		
		3.0		0.0	0.10		0.10	V	$I_{OL} = 20 \mu A$
		4.5		0.0	0.10		0.10	v	$V_{IN} = V_{IH}$
		6.0		0.0	0.10		0.10		
									$V_{IN} = V_{IH}$
		3.0		0.1	0.26		0.33	V	$I_{OL} = 1.3 \text{ mA}$
		4.5		0.1	0.26		0.33	•	$I_{OL} = 2.0 \text{ mA}$
		6.0		0.1	0.26		0.33		$I_{OL} = 2.6 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	6.0			±0.1		±1.0	μΑ	$V_{IN} = V_{CC}$ , GND
I <sub>CC</sub>	Quiescent Supply Current	6.0			1.0		10.0	μΑ	$V_{IN} = V_{CC}$ , GND

150°C

260°C


# **AC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ $T_A = +25^{\circ}C$			T <sub>A</sub> = -40°C to +85°C			Units	Conditions	Figure	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number	
t <sub>PLH</sub> ,	Propagation Delay	5.0		3.0	15.0			ns	C <sub>L</sub> = 15 pF		
t <sub>PHL</sub>		2.0		18.0	100.0		125.0				
		3.0		10.0	27.0		35.0		C <sub>L</sub> = 50 pF	Figures 1, 3	
		4.5		7.0	20.0		25.0	ns			
		6.0		6.0	17.0		21.0				
t <sub>TLH</sub> ,	Output Transition Time	5.0		3.0	10.0			ns	C <sub>L</sub> = 15 pF		
$t_{THL}$		2.0		25.0	125.0		155.0			1	
		3.0		16.0	35.0		45.0	ns	C <sub>L</sub> = 50 pF	Figures 1, 3	
		4.5		11.0	25.0		31.0				
		6.0		9.0	21.0		26.0				
C <sub>IN</sub>	Input Capacitance	Open		2.0	10.0		10.0	pF		1	
C <sub>PD</sub>	Power Dissipation Capacitance	5.0		6.0				pF	(Note 3)	Figure 2	

Note 3: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:


I<sub>CCD</sub> = (C<sub>PD</sub>) (V<sub>CC</sub>) (f<sub>IN</sub>) + (I<sub>CC</sub>static).

## **AC Loading and Waveforms**



 ${
m C_L}$  includes load and stray capacitance Input PRR = 1.0 MHz,  ${
m t_W}$  = 500 ns


FIGURE 1. AC Test Circuit



Input = AC Waveforms;

PRR = Variable; Duty Cycle = 50%

FIGURE 2. I<sub>CCD</sub> Test Circuit




# **Tape and Reel Specification**


TAPE FORMAT FOR SOT23, SC70


TAFE FORWIAT FOR 30123, 3070									
Package	Таре	Number	Cavity	Cover Tape					
Designator	Section	Cavities	Status	Status					
	Leader (Start End)	125 (typ)	Empty	Sealed					
M5X, P5X	Carrier	3000	Filled	Sealed					
	Trailer (Hub End)	75 (typ)	Empty	Sealed					

### TAPE DIMENSIONS inches (millimeters)



DIRECTION OF FEED SECTION 8-E






BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-5	8 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
		(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	(8 ± 0.1)
SOT23-5	8 mm	0.130	0.130	$0.138 \pm 0.002$	$0.055 \pm 0.004$	0.157	$0.315 \pm 0.012$
	O IIIIII	(3.3)	(3.3)	$(3.5 \pm 0.05)$	$(1.4 \pm 0.11)$	(4)	$(8 \pm 0.3)$


#### Tape and Reel Specification (Continued) TAPE FORMAT FOR MicroPak Package Tape Number Cavity Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed L6X Carrier 5000 Filled Sealed Trailer (Hub End) 75 (typ) **Empty** Sealed TAPE DIMENSIONS inches (millimeters) 8.00 <sup>+0.30</sup> -0.10 3.50±0.05 1.15±0.05 В ø 0.50 ±0.05 SECTION B-B SCALE:10X DIRECTION OF FEED 0.254±0.020 Г 0.70±0.05 -1.60±0.05 SECTION A-A **REEL DIMENSIONS** inches (millimeters) TAPE SLOT **DETAIL X DETAIL X** SCALE: 3X Tape W1 W2 W3 Α В С D Ν W1 + 0.078/-0.039 7.0 0.059 0.512 0.795 2.165 0.331 + 0.059/-0.000 0.567 8 mm (177.8)(1.50)(13.00)(20.20)(55.00) (8.40 + 1.50 / -0.00)(14.40)(W1 + 2.00/-1.00)

Package Number MA05B



5-Lead SC70, EIAJ SC-88a, 1.25mm Wide Package Number MAA05A

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



### Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com